
Detail-oriented Memory Layout Engineer with a strong background in design optimization and technical reporting. Recognized for problem-solving abilities and effective presentation skills, contributing to high-quality QA evaluations and ensuring silicon readiness.